Normal view
MARC view
Verilog (Computer hardware description language) (Topical Term)
Machine generated authority record.
Work cat.: (MARA): Ajay Kumar Singh 3679, Digital VLSI design, c2011